您好,欢迎来到维库电子市场网 登录 | 免费注册
13年
企业信息

深圳市勤思达科技有限公司

卖家积分:22001分-23000分

营业执照:已审核

经营模式:贸易/代理/分销

所在地区:广东 深圳

企业网站:
http://qsd.dzsc.com

人气:988498
产品分类
企业档案

相关证件:营业执照已审核 

会员类型:

会员年限:13年

朱亮成 QQ:2881239445

电话:0755-83264115

手机:15889758566

18948336722 QQ:2881243225

电话:0755-82710921

手机:13714022780

阿库IM:

地址:深圳市福田区华强北赛格科技园四栋中12楼A4座—2L

传真:0755-83955172

E-mail:1282971461@qq.com

原装CS4344 音频 数模转换器 DAC
原装CS4344 音频 数模转换器 DAC
<>

原装CS4344 音频 数模转换器 DAC

型号:

CS4344-CZZ

封装:

TSSOP-10

转换器数量:

2 Converter

分辨率:

24 bit

工作电源电压:

3.3 V, 5 V

工作温度:

- 10 C

工作温度:

+ 70 C

Pd-功率耗散:

69 mW

产品信息

Features

 Multi-bit Delta-Sigma Modulator

 24-bit Conversion

 Automatically Detects Sample Rates up to

192 kHz.

 105 dB Dynamic Range

 -90 dB THD+N

 Low Clock-Jitter Sensitivity

 Single +3.3 or +5 V Power Supply

 Filtered Line-Level Outputs

 On-chip Digital De-emphasis

 Popguard® Technology

 Small 10-pin TSSOP Package

The CS4344 family members (CS4344, CS4345, and

CS4348) are complete, stereo digital-to-analog output

systems including interpolation, multibit D/A conversion

and output analog filtering in a 10-pin package. The

CS4344 family supports major audio data interface formats.

Individual devices differ only in the supported

interface format.

The CS4344 family is based on a fourth-order multibit

delta-sigma modulator with a linear analog low-pass filter.

This family also includes autospeed mode detection

using both sample rate and master clock ratio as a

method of auto-selecting sampling rates between 2 kHz

and 200 kHz.

The CS4344 family contains on-chip digital deemphasis,

operates from a single +3.3 V or +5 V power supply,

and requires minimal support circuitry. These features

are ideal for DVD players & recorders, digital televisions,

home theater and set top box products, and

automotive audio systems.

The CS4344 family is available in a 10-pin TSSOP

package in both Commercial (-10 to +85 °C) and Automotive

grades (-40 to +85 °C). See Section 8. “Ordering

Information” on page 23 for complete details.

11. Not all sample rates are supported for all clock ratios. See Table 1, “Common Clock Frequencies,” on

page 12 for supported ratio’s and frequencies.

12. In Internal SCLK Mode, the Duty Cycle must be 50% 1/2 MCLK Period.